 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| ICS502 LOCOTM PLL Clock Multiplier Description The ICS502 LOCOTM is the most cost effective way to generate a high quality, high frequency clock output and a reference from a low frequency crystal or clock input. The name LOCO stands for LOw Cost Oscillator, as it is designed to replace crystal oscillators in most electronic systems. Using Phase-Locked-Loop (PLL) techniques, the device uses a standard fundamental mode, inexpensive crystal to produce output clocks up to 160 MHz. Stored in the chip's ROM is the ability to generate 6 different multiplication factors, allowing one chip to output many common frequencies (see page 2). Features * Packaged as 8 pin SOIC or die * ICS' lowest cost PLL clock plus reference * Zero ppm multiplication error * Easy to cascade with other 5xx series * Input crystal frequency of 5 - 27 MHz * Input clock frequency of 2 - 50 MHz * Output clock frequencies up to 160 MHz * Low jitter - 50 ps one sigma * Compatible with all popular CPUs * Duty cycle of 45/55 up to 160 MHz * Operating voltages of 3.0 to 5.5V * Industrial temperature version available * 25mA drive capability at TTL levels * Advanced, low power CMOS process Block Diagram VDD GND 2 S1, S0 PLL Clock Synthesis and Control Circuitry Output Buffer CLK crystal or clock X1/ICLK Crystal Oscillator X2 Output Buffer REF MDS 502 D 1 Revision 111000 Integrated Circuit Systems, Inc. * 525 Race Street * San Jose *CA*95126*(408) 295-9800tel * www.icst.com ICS502 LOCOTM PLL Clock Multiplier Pin Assignment X1/ICLK VDD GND REF 1 2 3 4 8 7 6 5 X2 S1 S0 CLK Clock Decoding Table (MHz) S1 0 0 M M 1 1 S0 0 1 0 1 0 1 CLK x2 x5 x3 x3.33 x4 x2.5 Minimum input frequency for all selections is per table on page 3. 0 = connect directly to ground. 1 = connect directly to VDD. M = leave unconnected (floating). Common Output Frequencies Examples (MHz) Output Input Selection (S1, S0) Output Input Selection (S1, S0) 20 10 0, 0 64 16 1, 0 25 10 1, 1 66.66 20 M, 1 30 10 M, 0 72 24 M, 0 32 16 0, 0 75 15 0, 1 33.33 10 M, 1 80 20 1, 0 37.5 15 1, 1 81 27 M, 0 40 20 0, 0 90 27 M, 1 48 16 M, 0 100 20 0, 1 50 20 1, 1 108 27 1, 0 54 13.5 1, 0 120 24 0, 1 60 20 M, 0 135 27 0, 1 Note that all of the above outputs are achieved by using an inexpensive 10MHz to 27MHz crystal. Consult MicroClock/ICS on how to achieve other output frequencies. Pin Descriptions Number 1 2 3 4 5 6 7 8 Name X1/ICLK VDD GND REF CLK S0 S1 X2 Type I P P O O I TI O Description Crystal connection or clock input. Connect to +3.3V or +5V. Connect to ground. Buffered crystal oscillator output clock. Clock output per Table above. Select 0 for output clock. Connect to GND or VDD. Select 1 for output clock. Connect to GND or VDD or float. Crystal connection. Leave unconnected for clock input. Key: I = Input, TI = Tri-Level Input, O = output, P = power supply connection MDS 502 D 2 Revision 111000 Integrated Circuit Systems, Inc. * 525 Race Street * San Jose *CA*95126*(408) 295-9800tel * www.icst.com ICS502 LOCOTM PLL Clock Multiplier Electrical Specifications Parameter Conditions Minimum Typical ABSOLUTE MAXIMUM RATINGS (stresses beyond these can permanently damage the device) Supply Voltage, VDD Referenced to GND Inputs Referenced to GND -0.5 Clock Output Referenced to GND -0.5 Ambient Operating Temperature 0 ICS502MI only -40 Soldering Temperature Max of 10 seconds Storage temperature -65 DC CHARACTERISTICS (VDD = 5.0V unless otherwise noted) Operating Voltage, VDD 3 Input High Voltage, VIH, ICLK only ICLK (Pin 1) (VDD/2)+1 VDD/2 Input Low Voltage, VIL, ICLK only ICLK (Pin 1) VDD/2 Input High Voltage, VIH S0 2 Input Low Voltage, VIL S0 Input High Voltage, VIH S1 VDD-0.5 Input Low Voltage, VIL S1 Output High Voltage, VOH IOH=-25mA 2.4 Output Low Voltage, VOL IOL=25mA IDD Operating Supply Current, 20 MHz crystal No Load, 100MHz 20 Short Circuit Current CLK output 70 On-Chip Pull-up Resistor Pin 6 270 Input Capacitance, S1, S0 Pins 6, 7 4 AC CHARACTERISTICS (VDD = 5.0V unless otherwise noted) Input Frequency, crystal input 5 Input Frequency, clock input 2 Output Frequency, VDD = 4.5 to 5.5V 0 C to +70 C 14 -40 C to +85 C 14 Output Frequency, VDD = 3.0 to 3.6V 0 C to +70 C 14 -40 C to +85 C 14 Output Clock Rise Time 0.8 to 2.0V 1 Output Clock Fall Time 2.0 to 0.8V 1 Output Clock Duty Cycle at VDD/2 45 49 to 51 Absolute Clock Period Jitter Deviation from mean 120 One Sigma Clock Period Jitter 50 Maximum 7 VDD+0.5 VDD+0.5 70 85 260 150 5.5 (VDD/2)-1 0.8 0.5 0.4 Units V V V C C C C V V V V V V V V V mA mA k pF MHz MHz MHz MHz MHz MHz ns ns % ps ps 27 50 160 140 100 90 55 MDS 502 D 3 Revision 111000 Integrated Circuit Systems, Inc. * 525 Race Street * San Jose *CA*95126*(408) 295-9800tel * www.icst.com ICS502 LOCOTM PLL Clock Multiplier External Components / Crystal Selection The ICS502 requires a 0.01F decoupling capacitor to be connected between VDD and GND. It must be connected close to the ICS502 to minimize lead inductance. No external power supply filtering is required for this device. A 33 terminating resistor can be used next to the CLK pin. The total on-chip capacitance is approximately 13 pF, so a parallel resonant, fundamental mode crystal should be used. For crystals with a specified load capacitance greater than 13 pF, crystal capacitors should be connected from each of the pins X1 and X2 to Ground as shown in the Block Diagram on page 1. The value (in pF) of these crystal caps should be = (CL -13)*2, where CL is the crystal load capacitance in pF. These external capacitors are only required for applications where the exact frequency is critical. For a clock input, connect to X1 and leave X2 unconnected (no capacitors on either). Package Outline and Package Dimensions 8 pin SOIC E Pin 1 H Symbol A b D E H e h Q Inches Min Max 0.055 0.068 0.013 0.019 0.185 0.200 0.150 0.160 0.225 0.245 .050 BSC 0.015 0.004 0.01 Millimeters Min Max 1.397 1.7272 0.330 0.483 4.699 5.080 3.810 4.064 5.715 6.223 1.27 BSC 0.381 0.102 0.254 D Q e b c h x 45 A Ordering Information Part/Order Number ICS502M ICS502MT ICS502MI ICS502MIT Marking ICS502M ICS502M ICS502I ICS502I Package 8 pin SOIC 8 pin SOIC on tape and reel 8 pin SOIC 8 pin SOIC on tape and reel Temperature 0 to 70 C 0 to 70 C -40 to +85 C -40 to +85 C While the information presented herein has been checked for both accuracy and reliability, ICS/MicroClock assumes no responsibility for either its use or for the infringement of any patents or other rights of third parties, which would result from its use. No other circuits, patents, or licenses are implied. This product is intended for use in normal commercial applications. Any other applications such as those requiring extended temperature range, high reliability, or other extraordinary environmental requirements are not recommended without additional processing by ICS/MicroClock. ICS/MicroClock reserves the right to change any circuitry or specifications without notice. ICS/MicroClock does not authorize or warrant any ICS/MicroClock product for use in life support devices or critical medical instruments. LOCO is a trademark of ICS MDS 502 D 4 Revision 111000 Integrated Circuit Systems, Inc. * 525 Race Street * San Jose *CA*95126*(408) 295-9800tel * www.icst.com |
Price & Availability of ICS502
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |